Please use this identifier to cite or link to this item: http://dspace.sngce.ac.in/handle/SNG101/458
Title: System Reduction for Nanoscale IC Design
Authors: Peter Benner
Keywords: Electrical Networks
System Reduction for Nanoscale IC Design Peter Benner Editor
Issue Date: 30-Sep-2019
Publisher: Springer International Publishing
URI: http://dspace.sngce.ac.in/handle/SNG101/458
Appears in Collections:e-Book

Files in This Item:
File Description SizeFormat 
[Peter_Benner_(eds.)]_System_Reduction_for_Nanosca(z-lib.org).pdf6.19 MBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.